X67BC8321.L12

1 General information

The bus controller makes it possible to connect X2X Link I/O nodes to POWERLINK. It is also possible to operate the X2X Link cycle synchronously 1:1 or synchronous to POWERLINK using a prescaler.

Additional X2X Link I/O nodes (X67 modules or other modules based on X2X Link) can be connected using the integrated X2X Link connection. Mechanically, POWERLINK is connected via an IP67-rated standard D-coded M12 Ethernet connector.

POWERLINK is a standard protocol for Fast Ethernet with hard real-time characteristics. The POWERLINK Standardization Group (EPSG) ensures openness and continuous advancement. www.ethernet-powerlink.org

- POWERLINK
- 16 digital channels, configurable as inputs or outputs
- M12 connections
- Integrated hub for efficient cabling
- I/O configuration and firmware update via the fieldbus
- Integrated connection to the local expansion via X2X Link for up to 250 additional modules
- Configurable I/O cycle (starting at 200 ms)

2 Order data

Model number	Short description	Figure
	Bus controller modules	
X67BC8321.L12	X67 bus controller, 1 POWERLINK interface, X2X Link power supply 15 W, 16 digital channels configurable as inputs or outputs, 24 VDC, 0.5 A, configurable input filter, 2 event counters 50 kHz, M12 connectors, high-density module	

Table 1: X67BC8321.L12 - Order data

Required accessories		
See "Required cables and connectors" on page 7.		
For a general overview, see section "Accessories - General overview" of the X67 system user's manual.		

3 Technical data

Model number	X67BC8321.L12		
Short description			
Bus controller	POWERLINK (V1/V2) controlled node		
General information			
Inputs/Outputs	16 digital channels, configurable as inputs or outputs using the software, inputs with additional functions		
Isolation voltage between channel and bus	500 V _{eff}		
Nominal voltage	24 VDC		
B&R ID code			
Bus controller	0xA90E		
Internal I/O module	0x1A1D		
Sensor/Actuator power supply	0.5 A summation current		
Status indicators	I/O function per channel, supply voltage, bus function		
Diagnostics	no canada por aciamica, cappa, consigui, con aciamica		
Outputs	Yes, using LED status indicator and software		
I/O power supply	Yes, using LED status indicator and software		
Connection type	100, doing 222 oldido maiodioi and collinaio		
Fieldbus	M12, D-coded		
X2X Link	M12, B-coded		
Inputs/Outputs	8x M12, A-coded		
· · · · · · · · · · · · · · · · · · ·	M8, 4-pin		
I/O power supply	7 1		
Power output Power consumption	15 W X2X Link power supply for I/O modules		
Power consumption	AOW		
Fieldbus	4.2 W		
Internal I/O	2.5 W		
X2X Link power supply	24.3 W at maximum power output for connected I/O modules		
Certifications			
CE	Yes		
KC	Yes		
EAC	Yes		
UL	cULus E115267		
	Industrial control equipment		
HazLoc	cCSAus 244665		
	Process control equipment for hazardous locations		
	Class I, Division 2, Groups ABCD, T5		
ATEX	Zone 2, II 3G Ex nA IIA T5 Gc		
ALEX	IP67, Ta = 0 - Max. 60°C		
	TÜV 05 ATEX 7201X		
Interfaces			
Fieldbus	POWERLINK (V1/V2) controlled node		
Туре	Type 2 ¹⁾		
Variant	2x M12 interface (hub), 2x female connector on module		
Line length	Max. 100 m between 2 stations (segment length)		
Transfer rate	100 Mbit/s		
Transfer			
Physical layer	100BASE-TX		
Half-duplex	Yes		
Full-duplex	No		
Autonegotiation	Yes		
Auto-MDI / MDIX	Yes		
Hub propagation delay	0.96 to 1 µs		
Min. cycle time ²⁾			
Fieldbus	200 μs		
X2X Link	200 µs		
Synchronization between bus systems possible	Yes		
I/O power supply	100		
	24 \/DC		
Nominal voltage	24 VDC		
Voltage range	18 to 30 VDC		
Integrated protection	Reverse polarity protection		
Power consumption	M. 4011/2		
Sensor/Actuator power supply	Max. 12 W ³⁾		
Sensor/Actuator power supply			
Voltage	I/O power supply minus voltage drop for short-circuit protection		
Voltage drop for short-circuit protection at 0.5 A	Max. 2 VDC		
Summation current	Max. 0.5 A		
Short-circuit proof	Yes		
Digital inputs			
Digital inputs Input voltage	18 to 30 VDC		
	18 to 30 VDC Typ. 4 mA		

Table 2: X67BC8321.L12 - Technical data

Model number	X67BC8321.L12	
Input filter	X07BC0321.L12	
•	<40 us (shannels 4 to 4) / <70 us (shannels 5 to 46)	
Hardware	≤10 µs (channels 1 to 4) / ≤70 µs (channels 5 to 16)	
Software	Default 0 ms, configurable between 0 and 25 ms in 0.2 ms intervals	
Input circuit	Sink	
Additional functions	50 kHz event counting, gate measurement	
Input resistance	Typ. 6 kΩ	
Switching threshold	-115	
Low	<5 VDC	
High	>15 VDC	
Event counter		
Quantity	2	
Signal form	Square wave pulse	
Evaluation	Each negative edge, cyclic counter	
Input frequency	Max. 50 kHz	
Counter 1	Input 1	
Counter 2	Input 3	
Counter frequency	Max. 50 kHz	
Counter size	16-bit	
Gate measurement		
Quantity	1	
Signal form	Square wave pulse	
Evaluation	Positive edge - Negative edge	
Counter frequency		
Internal	48 MHz, 3 MHz, 187.5 kHz	
Counter size	16-bit	
Length of pause between pulses	≥100 µs	
Pulse length	≥20 µs	
Supported inputs	Input 2 or input 4	
Digital outputs		
Variant	FET positive switching	
Switching voltage	I/O power supply minus residual voltage	
Nominal output current	0.5 A	
Total nominal current	8 A	
Output circuit	Source	
Output protection	Thermal shutdown in the event of overcurrent or short circuit, integrated protection for switching inductive loads, reverse polarity protection of the output power supply	
Diagnostic status	Output monitoring with 10 ms delay	
Leakage current when switched off	5 μΑ	
Switching on after overload shutdown	Approx. 10 ms (depends on the module temperature)	
Residual voltage	< 0.3 V at 0.5 A nominal current	
Peak short-circuit current	<12 A	
Switching delay		
0 → 1	<400 μs	
1 → 0	<400 μs	
Switching frequency	•	
Resistive load	Max. 100 Hz	
Inductive load	See section "Switching inductive loads"	
Braking voltage when switching off inductive loads	50 VDC	
Electrical properties		
Electrical isolation	Bus to POWERLINK and channel disconnected Channel to channel connected	
Operating conditions		
Mounting orientation		
Any	Yes	
Installation elevation above sea level		
0 to 2000 m	No limitation	
>2000 m	Reduction of ambient temperature by 0.5°C per 100 m	
Degree of protection per EN 60529	IP67	
Ambient conditions		
Temperature		
Operation	-25 to 60°C	
Derating	-	
Storage	-40 to 85°C	
Transport	-40 to 85°C	
Mechanical properties		
Dimensions		
Width	53 mm	
Height	155 mm	
-	42 mm	
Depth		

Table 2: X67BC8321.L12 - Technical data

X67BC8321.L12

Model number	X67BC8321.L12
Weight	350 g
Torque for connections	
M8	Max. 0.4 Nm
M12	Max. 0.6 Nm

Table 2: X67BC8321.L12 - Technical data

- 1) See Automation Help under "Communication / POWERLINK / General information / Hardware CN" for more information.
- 2) The minimum cycle time specifies the time up to which the bus cycle can be reduced without communication errors occurring.
- 3) The power consumption of the sensors and actuators connected to the module is not permitted to exceed 12 W.

4 LED status indicators

Figure	LED	Color	Status	Description
Status indicator 1:	Status indicator 1: Status indicator for POWERLINK bus controller			
Left: L/A IF; right: S/E	L/A IF	Green	On	A link to the peer station has been established.
000			Blinking	A link to the peer station has been established. Indicates Ethernet activity is taking place on the bus.
	S/E 1)	Green/Red		Status/Error LED. The statuses of this LED are described in section "Status/Error LED "S/E"" on page 4.
1-1 5-1	I/O LEDs	·L	'	
1-2 5-2	1-1/2 to 8-1/2	Orange	-	Input/Output status of the corresponding channel
2-1 6-1	Status indicator 2: Sta	atus indicator for	module function	n
2-2 6-2	Left	Green	Off	No power to module
3-1 7-1			Single flash	RESET mode
3-2 7-2			Blinking	PREOPERATIONAL mode
4-1 8-1			On	RUN mode
4-2 8-2	Right	Red	Off	No power to module or everything OK
			On	Error or reset status
Status indicator 2:			Single flash	Warning/Error on an I/O channel. Level monitoring for digital outputs has been triggered.
Left: green; Right: red			Double flash	Supply voltage not in the valid range

¹⁾ The Status/Error LED is a green/red dual LED.

4.1 Status/Error LED "S/E"

The Status/Error LED is a green/red dual LED. The color green (status) is superimposed on the color red (error).






Table 3: Red Status/Error LED: LED indicates an error

Green - Status	Description
Off	No power supply or mode NOT_ACTIVE. The controlled node (CN) is either not supplied with power, or it is in state NOT_ACTIVE. The CN waits in this state for about 5 seconds after a restart. Communication is not possible with the CN. If no POWERLINK communication is detected during these 5 seconds, the CN enters state BASIC_ETHERNET (flickering). If POWERLINK communication is detected before this time expires, however, the CN immediately enters state PRE_OP-ERATIONAL_1.
Flickering green (approx. 10 Hz)	Mode BASIC_ETHERNET. The CN has not detected any POWERLINK communication. In this state, it is possible to communicate directly with the CN (e.g. with UDP, IP, etc.) If communication POWERLINK is detected in this state, the CN switches to PRE_OPERATIONAL_1.
Single flash (approx. 1 Hz)	Mode PRE_OPERATIONAL_1. When operating on a POWERLINK V1 manager, the CN switches directly to PRE_OPERATIONAL_2. When operated on a POWERLINK V2 manager, the CN waits until an SoC frame is received and then switches to the PRE_OPERATIONAL_2 state.
Double flash (approx. 1 Hz)	Mode PRE_OPERATIONAL_2. The CN is normally configured by the manager in this state. It is then switched to state READY_TO_OPERATE by command (POWERLINK V2) or by setting the "data valid" flag in the output data (POWERLINK V1).
Triple flash (approx. 1 Hz)	Mode READY_TO_OPERATE. In network POWERLINK V1, the CN switches automatically to OPERATIONAL as soon as input data is present. In a POWERLINK V2 network, the manager switches to the OPERATIONAL state by issuing a command.
On	Mode OPERATIONAL. The PDO mapping is active and cyclic data is evaluated.
Blinking (approx. 2.5 Hz)	Mode STOPPED. Output data is not being output, and no input data is being provided. It is only possible to switch to or leave this state after the manager has given the appropriate command.

Table 4: Green Status/Error LED: LED indicates operation



5 Operating and connection elements



6 Fieldbus interfaces

The module is connected to the network using pre-assembled cables. The connection is made using M12 circular connectors.

Connection	Pinout		
2 A	Pin Name		ame
1	1	TXD	Transmit data
	2	RXD	Receive data
	3	TXD\	Transmit data\
	4	RXD\	Receive data\
4	Shield connection made via threaded insert in the module		
3	A → D-keyed (B1 → D-keyed	female), input (female), output	
2 B1 1			

Information:

The color of the wires used in field-assembled cables for connecting to the fieldbus interface may deviate from the standard.

It is extremely important to make sure that the pinout is correct (see X67 section "Accessories - POW-ERLINK cables" in the X67 user's manual).

6.1 Cabling guidelines for bus controllers with Ethernet cables

Some X67 system bus controllers are based on Ethernet technology. POWERLINK cables supplied by B&R can be used for wiring.

Model number	Connection type		
X67CA0E41.xxxx	Attachment cables - RJ45 to M12		
X67CA0E61.xxxx	Connection cables - M12 to M12		

The following cabling guidelines must be observed:

- · Use Cat 5 SFTP cables.
- Observe the minimum cable bend radius (see data sheet for the cable).

Information:

Using POWERLINK cables supplied by B&R (X67CA0E61.xxxx and X67CA0E41.xxxx) satisfies product standard EN 61131-2.

The customer must implement additional measures in the event of further requirements.

6.2 POWERLINK node number




The node number for the POWERLINK node is set using the two number switches.

Switch position	Description		
0x00	Only permitted when operating the POWERLINK node in DNA mode.		
0x01 - 0xEF	Node number of the POWERLINK node. Operation as a controlled node.		
0xF0 - 0xFF	Reserved, switch position not permitted.		


6.3 Integration in a POWERLINK network

This bus controller can be used in a tree or line topology as follows:



6.4 System configuration

A digital mixed module is already integrated in the bus controller. Up to 250 I/O modules can be connected to the bus controller.




Information:

15 W are provided by the bus controller for additional X67 modules or other X2X Link-based modules.


System supply module X67PS1300 is needed for additional power. This system supply module provides 15 W for additional modules. Each one should be mounted in the middle of the modules that are to be supplied with power.

6.5 Required cables and connectors



7 X2X Link

Additional modules can be connected to the bus controller via X2X Link using pre-assembled cables. The connection is made using an M12 circular connector.



8 24 VDC I/O power supply

The I/O power supply is connected via M8 connectors C and D. The power supply is connected via connection C (male). Connector D (female) is used to route the power supply to other modules.

The fieldbus / X2X Link power supply and I/O power supply are supplied separately via pins 1 and 2.

Information:


The maximum permissible current for the I/O power supply is 8 A (4 A per pin).

Connection	Pinout		
² C	Pin	Connector C (male)	Connector D (female)
1,	1	24 VDC fieldbus / X2X Link	24 VDC I/O
	2	24 VDC I/O	24 VDC I/O
4	3	GND	GND
	4	GND	GND
3	C → Connector (male) in module, feed for I/O power supply		
	D → Connector	r (female) in module, routing of I/O power supply	
D 2			
4 3			

9 Integrated digital mixed module

1 additional mixed module can be saved by the digital mixed module integrated in the bus controller.

9.1 Pinout




① X67CA0A41.xxxx: M12 sensor cable, straight X67CA0A51.xxxx: M12 sensor cable, angled


9.2 Connection X1 to X8

M12, 5-pin	Pinout		
Connection 1 to 4	Pin	Name	
1	1	24 VDC sensor/actuator power supply¹)	
2	2	Input/Output x-1	
5	3	GND	
3	4	Input/Output x-2	
	5	NC	
2 3 2 3 1 5	Shield connection made via threaded insert in the module. 1) Sensors/Actuators are not permitted to be supplied externally. X1 to X8 → A-keyed (female), input/output		
Connection 5 to 8			


9.3 Connection example



9.4 Input/Output circuit diagram



9.5 Switching inductive loads



10 SGx target systems

SG3

This module is not supported on SG3 target systems.

SG4

The module comes with preinstalled firmware. The firmware is also part of the Automation Runtime operating system for the PLC. With different versions, the Automation Runtime firmware is loaded onto the module.

The latest firmware is made available automatically when updating Automation Runtime.

11 Register description

11.1 General data points

In addition to the registers listed in the register description, the module also has other more general data points. These registers are not specific to the module but contain general information such as serial number and hardware version.

These general data points are listed in section "Additional information - General data points" of the X67 system user's manual.

11.2 Function model 2 - Standard

Register	Name	Data type	R	ead	Write	
			Cyclic	Acyclic	Cyclic	Acyclic
Configuration	n					
16	ConfigIOMask01	USINT				•
17	ConfigIOMask02	USINT				•
18	ConfigOutput03 (input filter)	USINT				•
Communicat						
0	Input state of digital inputs 1 to 16	UINT	•			
	DigitalInput01	Bit 0				
	DigitalInput16	Bit 15				
2	Switching state of digital outputs 1 to 16	UINT			•	
	DigitalOutput01	Bit 0				
	DigitalOutput16	Bit 15				
30	Status of digital outputs 1 to 16	UINT	•			
	StatusDigitalOutput01	Bit 0				
	StatusDigitalOutput16	Bit 15				
26	Input latch - Rising edges 1 to 8	USINT	•			
	InputLatch01	Bit 0				
	InputLatch08	Bit 7				
27	Input latch - Rising edges 9 to 16	USINT	•			
	InputLatch09	Bit 0				
	InputLatch16	Bit 7				
28	Acknowledgment - Input latch 1 to 8	USINT			•	
	QuitInputLatch01	Bit 0				
	QuitInputLatch08	Bit 7				
29	Acknowledgment - Input latch 9 to 16	USINT			•	
	QuitInputLatch09	Bit 0				
	QuitInputLatch16	Bit 7				
8192	asy_ModulID	UINT		•		
8196	asy_SupplyStatus	USINT		•		
8208	asy_SupplyInput	USINT		•		
8210	asy_SupplyOutput	USINT		•		

11.3 Function model 1 - Counter

Register	Name	Data type	Re	ead	W	rite
			Cyclic	Acyclic	Cyclic	Acyclic
onfiguration	n					
16	ConfigIOMask01	USINT				•
17	ConfigIOMask02	USINT				•
20	ConfigOutput01 (counter channel 1)	USINT				•
22	ConfigOutput02 (counter channel 2)	USINT				•
18	ConfigOutput03 (input filter)	USINT				•
ommunicat	ion					
0	Input state of digital inputs 1 to 16	UINT	•			
	DigitalInput01	Bit 0				
	DigitalInput16	Bit 15				
2	Switching state of digital outputs 1 to 16	UINT			•	
	DigitalOutput01	Bit 0				
	DigitalOutput16	Bit 15				
30	Status of digital outputs 1 to 16	UINT	•			
	StatusDigitalOutput01	Bit 0				
	StatusDigitalOutput16	Bit 15				
26	Input latch - Rising edges 1 to 8	USINT	•			
	InputLatch01	Bit 0				
	InputLatch08	Bit 7				
27	Input latch - Rising edges 9 to 16	USINT	•			
	InputLatch09	Bit 0				
	InputLatch16	Bit 7				
28	Acknowledgment - Input latch 1 to 8	USINT			•	
	QuitInputLatch01	Bit 0				
	QuitInputLatch08	Bit 7				
29	Acknowledgment - Input latch 9 to 16	USINT			•	
	QuitInputLatch09	Bit 0				
	QuitInputLatch16	Bit 7				
4	Counter01	UINT	•			
6	Counter02	UINT	•			
20	Reset counter 1	USINT			•	
	ResetCounter01	Bit 5				
22	Reset counter 2	USINT			•	
	ResetCounter02	Bit 5				
8192	asy_ModulID	UINT		•		
8196	asy_SupplyStatus	USINT		•		
8208	asy SupplyInput	USINT		•		
8210	asy_SupplyOutput	USINT		•		

11.4 Function model 254 - Bus controller

Register	Offset1)	Name	Data type	Re	ead	W	rite
				Cyclic	Acyclic	Cyclic	Acyclic
Configuration							
16	-	ConfigIOMask01	USINT				•
17	-	ConfigIOMask02	USINT				•
20	-	ConfigOutput01 (counter channel 1)	USINT				•
22	-	ConfigOutput02 (counter channel 2)	USINT				•
18	-	ConfigOutput03 (input filter)	USINT				•
ommunicatio	n						
0	0	Input state of digital inputs 1 to 16	UINT	•			
		DigitalInput01	Bit 0				
		DigitalInput16	Bit 15				
2	2	Switching state of digital outputs 1 to 16	UINT			•	
		DigitalOutput01	Bit 0				
		DigitalOutput16	Bit 15				
30	-	Status of digital outputs 1 to 16	UINT	•			
		StatusDigitalOutput01	Bit 0				
		StatusDigitalOutput16	Bit 15				
26	-	Input latch - Rising edges 1 to 8	USINT	•			
		InputLatch01	Bit 0				
		InputLatch08	Bit 7				
27	_	Input latch - Rising edges 9 to 16	USINT	•			
		InputLatch09	Bit 0				
		InputLatch16	Bit 7				
28	_	Acknowledgment - Input latch 1 to 8	USINT			•	
		QuitInputLatch01	Bit 0				
		QuitInputLatch08	Bit 7				
29	_	Acknowledgment - Input latch 9 to 16	USINT			•	
		QuitInputLatch09	Bit 0				
		QuitInputLatch16	Bit 7				
4	-	Counter01	UINT		•		
6		Counter02	UINT		•		
20		Reset counter 1	USINT		<u> </u>	•	
		ResetCounter01	Bit 5			-	
22		Reset counter 2	USINT			•	
		ResetCounter02	Bit 5				
8192		asy ModulID	UINT		•		
8196		asy_supplyStatus	USINT		•		
8208		asy SupplyInput	USINT		•		
8210		asy_SupplyOutput	USINT		•		

¹⁾ The offset specifies the position of the register within the CAN object.

11.4.1 Using the module on the bus controller

Function model 254 "Bus controller" is used by default only by non-configurable bus controllers. All other bus controllers can use additional registers and functions depending on the fieldbus used.

For detailed information, see section "Additional information - Using I/O modules on the bus controller" of the X67 user's manual (version 3.30 or later).

11.4.2 CAN I/O bus controller

The module occupies 2 digital logical slots on CAN I/O.

11.5 Configuration

11.5.1 I/O mask 1 to 8

Name:

ConfigIOMask01

Channels are configured as inputs/outputs in this register. It also determines whether output monitoring or filtering is applied to the channels. Outputs are monitored but not filtered.

Information:

In counter operation, channels 1 to 4 can only be configured as inputs.

Data type	Values	Bus controller default setting
USINT	See bit structure.	0

Bit structure:

Bit	Description	Value	Information
0	Channel 1 configured as input/output	0	Configured as input (bus controller default setting)
		1	Configured as output
7	Channel 8 configured as input/output	0	Configured as input (bus controller default setting)
		1	Configured as output

11.5.2 I/O mask 9 to 16

Name:

ConfigIOMask02

Channels are configured as inputs/outputs in this register. It also determines whether output monitoring or filtering is applied to the channels. Outputs are monitored but not filtered.


Data type	Values	Bus controller default setting
USINT	See bit structure.	0

Bit structure:

Bit	Description	Value	Information
0	Channel 9 configured as input/output	0	Configured as input (bus controller default setting)
		1	Configured as output
7	Channel 16 configured as input/output	0	Configured as input (bus controller default setting)
		1	Configured as output

11.5.3 Input filter

An input filter is available for each input. The input delay can be set using register "ConfigOutput03" on page 16. Disturbance pulses which are shorter than the input delay are suppressed by the input filter.



11.5.3.1 Digital input filter

Name:

ConfigOutput03

This register can be used to specify the filter value for all digital inputs.

The filter value can be configured in steps of 100 μ s. It makes sense to enter values in steps of 2, however, since the input signals are sampled every 200 μ s.

Data type	Value	Filter
USINT	0	No software filter (bus controller default setting)
	2	0.2 ms
	250	25 ms - Higher values are limited to this value

11.5.4 Configuration of Counter Channels 1 and 2

Name:

ConfigOutput01 to ConfigOutput02

ResetCounter01 to ResetCounter02

Counter channels 1 and 2 are configured in this register.

Data type	Values	Bus controller default setting
USINT	See bit structure.	0

Bit structure:

Bit	Description	Value	Information
0 - 2	Configuration of the counter frequency (only with gate mea-	000	Counter frequency = 48 MHz (bus controller default setting)
	surement)	001	Counter frequency = 3 MHz
		010	Counter frequency = 187.5 kHz
		011 to 111	Reserved
3 - 4	Reserved	0	
5	ResetCounter0x	0	No affect on counter (bus controller default setting)
		1	Delete counter
6 - 7	Configuration of the operating mode	0	Event counter operation (Bus controller default setting)
		1	Gate measurement

Event counter operation

The falling edges are registered on the counter input.

The counter status is collected with a fixed offset to the network cycle and transferred in the same cycle.

Gate measurement

Information:

Only one of the counter channels at a time can be used for gate measurement.

The time of rising to falling edges for the gate input is registered using an internal frequency. The result is checked for overflow (0xFFFF).

The recovery time between measurements must be >100 µs.

The measurement result is transferred with the falling edge to the result memory.

11.6 Communication

11.6.1 Digital inputs

Unfiltered

The input state is collected with a fixed offset to the network cycle and transferred in the same cycle.

Filtered

The filtered status is collected with a fixed offset to the network cycle and transferred in the same cycle. Filtering takes place asynchronously to the network in multiples of 200 µs with a network-related jitter of up to 50 µs.

11.6.1.1 Input state of digital inputs 1 to 16

Name:

DigitalInput01 to DigitalInput16

This register indicates the input state of digital inputs 1 to 16.

Data type	Values
UINT	See the bit structure.

Bit structure:

	Bit	Name	Value	Information
	0	DigitalInput01	0 or 1	Input state - Digital input 1
Γ				
	15	DigitalInput16	0 or 1	Input state - Digital input 16

11.6.2 Digital outputs

The output status is transferred to the output channels with a fixed offset in relation to the network cycle (SyncOut).

11.6.2.1 Switching state of digital outputs 1 to 16

Name:

DigitalOutput01 to DigitalOutput16

This register is used to store the switching state of digital outputs 1 to 16.

Data type	Values
UINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	DigitalOutput01	0	Digital output 01 reset
		1	Digital output 01 set
•••		•••	
15	DigitalOutput16	0	Digital output 16 reset
		1	Digital output 16 set

11.6.3 Monitoring status of the digital outputs

On the module, the output states of the outputs are compared to the target states. The control of the output driver is used for the target state.

A change in the output state resets monitoring for that output. The status of each individual channel can be read. A change in the monitoring status generates an error message.

11.6.3.1 Status of digital outputs 1 to 16

Name:

StatusDigitalOutput01 to StatusDigitalOutput16

This register is used to indicate the status of digital outputs 1 to 16.

Data type	Values
UINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	StatusDigitalOutput01	0	Channel 01: No error
		1	Channel 01: Short circuit or overload
15	StatusDigitalOutput16	0	Channel 16: No error
		1	Channel 16: Short circuit or overload

11.6.4 Input latch

It works in the same way as a dominant reset RS flip-flop.



11.6.4.1 Input latch - Rising edges 1 to 8

Name:

InputLatch01 to InputLatch08

The rising edges of the input signal can be latched with a resolution of 200 µs in this register. The input latch is either reset or prevented from latching with register "QuitInputLatch0x" on page 19.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	InputLatch01	0	Do not latch input 1
		1	Latch input 1
7	InputLatch08	0	Do not latch input 8
		1	Latch input 8

11.6.4.2 Input latch - Rising edges 9 to 16

Name:

InputLatch09 to InputLatch16

The rising edges of the input signal can be latched with a resolution of 200 µs in this register. The input latch is either reset or prevented from latching with register "QuitInputLatchxx" on page 19.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	InputLatch09	0	Do not latch input 9
		1	Latch input 9
7	InputLatch16	0	Do not latch input 16
		1	Latch input 16

11.6.4.3 Acknowledgment - Input latch 1 to 8

Name:

QuitInputLatch01 to QuitInputLatch08

This register is used to reset the input latch by channel.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	QuitInputLatch01	0	Do not reset input 1
		1	Reset input 1
7	QuitInputLatch08	0	Do not reset input 8
		1	Reset input 8

11.6.4.4 Acknowledgment - Input latch 9 to 16

Name:

QuitInputLatch09 to QuitInputLatch16

This register is used to reset the input latch by channel.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	QuitInputLatch09	0	Do not reset input 9
		1	Reset input 9
7	QuitInputLatch16	0	Do not reset input 16
		1	Reset input 16

11.6.5 Event counter / Gate measurement

Name:

Counter01 and Counter02

Depending on the mode, this register contains the counter value or gate time of channel 1 and channel 2.

Data type	Values
UINT	0 to 65535

11.6.6 Reading the module ID

Name:

asy_ModulID

This register offers the possibility to read the module ID.

Data type	Values
UINT	Module ID

11.6.7 Operating limit status registers

Name:

asy_SupplyStatus

This register can be used to read the status of the operating limits.

Data type	Value	
USINT	See bit structure.	

Bit structure:

Bit	Description	Value	Information
0	Input supply within / outside of the warning limits	0	Within the warning limits (18 to 30 V)
		1	Outside of the warning limits (<18 V or >30 V)
1	Reserved	0	
2	Output supply within / outside of the warning limits	0	Within the warning limits (18 to 30 V)
		1	Outside of the warning limits (<18 V or >30 V)
3 - 7	Reserved	0	

11.6.8 I/O supply voltage

Name:

asy_SupplyInput

This register contains the I/O supply voltage measured by the module.

Data type	Values	Information
USINT	0 to 255	Resolution 1 V

11.6.9 Output supply voltage

Name:

asy_SupplyOutput

This register contains the output supply voltage measured by the module.

Data type	Values	Information
USINT	0 to 255	Resolution 1 V

11.7 Minimum I/O update time

The minimum I/O update time defines how far the bus cycle can be reduced while still allowing an I/O update to take place in each cycle.

Minimum I/O update time	
Without filtering	150 μs
With filtering	200 μs
Counter operation	250 μs

11.8 Minimum cycle time

The minimum cycle time specifies the time up to which the bus cycle can be reduced without communication errors occurring. It is important to note that very fast cycles reduce the idle time available for handling monitoring, diagnostics and acyclic commands.

Minimum cycle time	
Without filtering	150 μs
With filtering	200 μs
Counter operation	250 us